CLAIMS

We claim:

1. A dual port semiconductor memory cell, comprising:

a first CMOS inverter including a first NMOS transistor, a first PMOS transistor, an input port, and an output port;

a second CMOS inverter including a second NMOS transistor, a second PMOS transistor, an input port coupled to the output port of the first CMOS inverter and constitutes a first memory node together with the output port of the first CMOS inverter, and an output port coupled to the input port of the first CMOS inverter and constitutes a second memory node together with the input port of the first CMOS inverter;

a third NMOS transistor having a gate coupled to a wordline, a drain coupled to a bitline, and a source coupled to the first memory node;

a fourth NMOS transistor having a gate coupled to the wordline, a drain coupled to a complementary bitline, and a source coupled to the second memory node; and

a third PMOS transistor having a gate coupled to a scan address line, a source coupled to the second memory node, and a drain coupled to a scan data-out line.

- 2. The dual port semiconductor memory cell of claim 1 where the memory cell is divided into first and second n-wells where P+ active regions are formed and first and second p-wells where N+ active regions are formed.
- 3. The dual port semiconductor memory cell of claim 2 where the first p-well, the second p-well, the first n-well, and the second n-well are arranged on the semiconductor substrate in an alternating manner.
- 4. The dual port semiconductor memory cell of claim 3 where the bitline and the complementary bit line and the scan data-out line are arranged in parallel with boundaries among the first and second p-wells and the first and second n-wells.
- 5. The dual port semiconductor memory cell of claim 4 where the wordline and the scan address line are arranged in perpendicular to the boundaries among the first and second p-wells and the first and second n-wells.

25

30

5

10

15

20

PATENT APPLICATION

- 6. The dual port semiconductor memory cell of claim 3 comprising wiring layers, which have fixed voltage potentials and are arranged on the same layer as the bitline and complementary bitline.
- 7. The dual port semiconductor memory cell of claim 6 where the bitline, the complementary bitline, and the wiring layers are arranged in an alternating manner.
- 8. The dual port semiconductor memory cell of claim 7 where a wiring layer that is arranged between the bitline and the complementary bitline is a power supply line.
- 9. A dual port semiconductor memory device with a substrate including a plurality of memory cells, each memory cell comprising:
- a first CMOS inverter including a first NMOS transistor, a first PMOS transistor, an input port, and an output port;
- a second CMOS inverter including a second NMOS transistor, a second PMOS transistor, an input port coupled to the output port of the first CMOS inverter and constitutes a first memory node together with the output port of the first CMOS inverter, and an output port coupled to the input port of the first CMOS inverter and constitutes a second memory node together with the input port of the first CMOS inverter;
- a third NMOS transistor having a gate coupled to a wordline, a drain coupled to a bitline, and a source coupled to the first memory node;
- a fourth NMOS transistor having a gate coupled to the wordline, a drain coupled to a complementary bitline, and a source coupled to the second memory node; and
- a third PMOS transistor having a gate coupled to a scan address line, a source coupled to the second memory node, and a drain coupled to a scan data-out line;
- where the plurality of memory cells are arranged in symmetry with respect to boundaries thereamong.
- 10. The dual port semiconductor memory device of claim 9 where the memory cell is divided into first and second n-wells where P+ active regions are formed and first and second p-wells where N+ active regions are formed.

5

10

15

20

- 11. The dual port semiconductor memory device of claim 10 where the first p-well, the second p-well, the first n-well, and the second n-well are arranged on the semiconductor substrate in an alternating manner.
- The dual port semiconductor memory device of claim 11 where the bitline and the complementary bit line and the scan data-out line are arranged in parallel with boundaries among the first and second p-wells and the first and second n-wells.
- 13. The dual port semiconductor memory device of claim 12 where the wordline and the scan address line are arranged in perpendicular to the boundaries among the first and second p-wells and the first and second n-wells.
 - 14. The dual port semiconductor memory device of claim 11 comprising wiring layers, which have fixed voltage potentials and are arranged on the same layer as the bitline and complementary bitline.
 - 15. The dual port semiconductor memory device of claim 14 where the bitline, the complementary bitline, and the wiring layers are arranged in an alternating manner.
- The dual port semiconductor memory device of claim 15 where a wiring layer that is arranged between the bitline and the complementary bitline is a power supply line.
 - 17. A dual port semiconductor memory device comprising:
 - a semiconductor substrate which is divided into first and second n-wells having P+ active regions and first and second p-wells having N+ active regions, the second p-well being located between the first and second n-wells and the first and second p-wells including a plurality of memory cells located at either side of the first n-well;
 - a wordline and a scan address line;
- a pair of bitlines, comprised of a bitline and a complementary bitline, and a scan dataout line;

where each of the plurality of memory cells comprises:

a first CMOS inverter which includes a first NMOS transistor, a first PMOS transistor, an input port, and an output port;

15

a second CMOS inverter which includes a second NMOS transistor, a second PMOS transistor, an input port, coupled to the output port of the first CMOS inverter and constitutes a first memory node together with the output port of the first CMOS inverter, and an output port, coupled to the input port of the first CMOS inverter and constitutes a second memory node together with the input port of the first CMOS inverter;

a third NMOS transistor having a gate coupled to the wordline, a drain coupled to the bitline, and a source coupled to the first memory node;

a fourth NMOS transistor having a gate coupled to the wordline, a drain coupled to the complementary bitline, and a source coupled to the second memory node; and

a third PMOS transistor having a gate coupled to the scan address line, a source coupled to the second memory node, and a drain coupled to the scan data-out line,

where the first and third NMOS transistors are formed in the N+ active regions of the first p-well, the second and fourth NMOS transistors are formed in the N+ active regions of the second p-well, the first and second PMOS transistors are formed in the P+ regions of the first n-well, and the third PMOS transistor is formed in the P+ active region of the second n-well.

- 18. The dual port semiconductor memory device of claim 17 where the plurality of memory cells are arranged in symmetry with respect to boundaries thereamong.
- 19. The dual port semiconductor memory device of claim 17 where the pair of bitlines and the scan data-out line are arranged in parallel with boundaries among the first and second p-wells and the first and second n-wells.
- 20. The dual port semiconductor memory device of claim 17 where the wordline and the scan address line are arranged in perpendicular to the boundaries among the first and second p-wells and the first and second n-wells.
- 21. The dual port semiconductor memory device of claim 17 comprising wiring layers, which have fixed voltage potentials and are arranged on the same layer as the pair of bitlines.
 - 22. The dual port semiconductor memory device of claim 21 where the bitline, the complementary bitline, and the wiring layers are arranged in an alternating manner.

PATENT APPLICATION

5

10

15

20

- 23. The dual port semiconductor memory device of claim 22 where a wiring layer arranged between the bitline and the complementary bitline is a power supply line.
 - 24. A dual port semiconductor memory device comprising:
- a memory cell array unit in which a plurality of memory cells included in the dual port semiconductor memory device of claim 3 are arranged in a matrix form;
 - a plurality of wordlines and a plurality of scan address lines;
- a plurality of pairs of bitlines, comprised of bitlines and complementary bitlines, and a plurality of scan data-out lines;
 - a read/write row decoder unit to select one from among the plurality of wordlines;
 - a scan row decoder unit to select one from among the plurality of scan address lines;
 - a column decoder unit to select one from among the plurality of pairs of bitlines;
 - a scan latch circuit unit to latch data output to the plurality of scan data-out lines and to thus generate scan output signals;
 - a precharge circuit unit to precharge the plurality of pairs of bitlines;
 - a predischarge circuit unit to predischarge the plurality of scan data-out lines;
 - a data input/output gate unit to input and output data to the plurality of pairs of bitlines;
 - a sense amplifier unit to amplify a voltage difference between each of the plurality of bitlines; and
 - a data input/output circuit unit to generate output data using data output from the sense amplifier unit and to output data to the data input/output gate unit.
- 25. The dual port semiconductor memory device of claim 24 comprising wiring layers, which have fixed voltage potentials and are arranged on the same layer as the pair of bitlines.
- The dual port semiconductor memory device of claim 25 where the bitline, the complementary bitline, and the wiring layers are arranged in an alternating manner.
 - 27. The dual port semiconductor memory device of claim 26 where a wiring layer arranged between the bitline and the complementary bitline is a power supply line.

5

10

15

- 28. The dual port semiconductor memory device of claim 24 mounted on a liquid crystal display integrated circuit.
 - 29. A dual port semiconductor memory device comprising:
- a memory cell array unit in which a plurality of memory cells included in the dual port semiconductor memory device of claim 10 are arranged in a matrix form;
 - a plurality of wordlines and a plurality of scan address lines;
 - a plurality of pairs of bitlines, comprised of bitlines and complementary bitlines, and a plurality of scan data-out lines;
 - a read/write row decoder unit to select one from among the plurality of wordlines;
 - a scan row decoder unit to select one from among the plurality of scan address lines;
 - a column decoder unit to select one from among the plurality of pairs of bitlines;
 - a scan latch circuit unit to latch data output to the plurality of scan data-out lines and thus to generate scan output signals;
 - a precharge circuit unit to precharge the plurality of pairs of bitlines;
 - a predischarge circuit unit to predischarge the plurality of scan data-out lines;
 - a data input/output gate unit to input and output data to the plurality of pairs of bitlines;
 - a sense amplifier unit to amplify a voltage difference between each of the plurality of bitlines; and
 - a data input/output circuit unit to generate output data using data output from the sense amplifier unit and to output data to the data input/output gate unit.
- 30. The dual port semiconductor memory device of claim 29 comprising wiring layers, which have fixed voltage potentials and are arranged on the same layer as the pair of bitlines are.
 - 31. The dual port semiconductor memory device of claim 29 where the bitline, the complementary bitline, and the wiring layers are arranged in an alternating manner.
 - 32. The dual port semiconductor memory device of claim 31 where a wiring layer that is arranged between the bitline and the complementary bitline is a power supply line.

10

15

20

	33.	The dual port semiconductor memory device of claim 29 being mounted on
liquid crystal display integrated circuit.		
	•	